Full Time
Posted
ASIC Design Verification Engineer, Technical Leader
CiscoLocation
San Jose, California, United States
Vacancies:
Posted:
Salary:
Experience: to
System Verilog and UVM methodology,PCIe, CXL, Ethernet, AHB/AXI, DDR, MMU,Veloce/HAPS
Description: